HW1
.pdf
keyboard_arrow_up
School
San Jose State University *
*We aren’t endorsed by this school
Course
120
Subject
Computer Science
Date
Apr 30, 2024
Type
Pages
5
Uploaded by Minnienguyen on coursehero.com
HW 1
(Total 100 points)
Q1.
// 5 points
What must the CPU for each machine below be “primarily” optimized for - computing power
(throughput), execution latency, energy consumption, area, redundancy, reliability (against extreme
temperature, vibration, radiation etc) ? There may be multiple optimization parameters, please select a
few “main or defining parameters”.
a.
Laptop
b.
Microcontroller to control location of the arm of a radiotherapy machine.
c.
Smart watch
d.
Supercomputer
e.
A Google search server
Q2.
// 5 points
We studied the 7 great ideas of computer design. Which great idea is manifested in each of the
following examples from other domains/ everyday life.
a.
Pizza shop sending multiple delivery drivers to deliver the various delivery orders in the city
b.
A busy CEO using a hierarchy to access files, so recently/ frequently needed files are on the
table, less frequent ones in the files cabinet and least frequent ones in the store room.
c.
Industrial assembly line
d.
Suspension bridge cables
e.
A C programmer writing a text input parsing software, writes a switch case that checks for the
next character. She/ he enumerates the cases for the switch in the decreasing order of probabilities in
the English language, so case ‘e’ is checked first, case ‘a’ is second …. case ’x’ is checked last etc.
Q3.
// 5 points (1 + 1 + 3)
The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V.
Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power. The Core i5
Ivy Bridge, released in 2012, has a clock rate of 3.4 GHz and voltage of 0.9 V. Assume that, on
average, it consumed 30 W of static power and 40 W of dynamic power.
a.
For each processor find the average capacitive loads.
b.
Find the percentage of the total dissipated power comprised by static power and the ratio of
static power to dynamic power for each technology.
c.
If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced
to maintain the same leakage current? Note: power is defined as the product of voltage and current.
Q4.
//5 points (1 + 2 + 2)
Is Moore’s law expected to hold on in coming years ? What about Amdahl’s law ? What about
LIttle’ law ?
Q5.
//5 points (3 + 1 + 1)
a.
In the IBM 360 Models 65 and 75, addresses are staggered in two separate main memory
units (e.g., all even-numbered words in one unit and all odd-numbered words in
another). What might be the purpose of this technique?
b. While browsing at Billy Bob’s computer store, you overhear a customer asking Billy
Bob what is the fastest computer in the store that he can buy. Billy Bob replies, “You’re
looking at our Macintoshes. The fastest Mac we have runs at a clock speed of 1.2 GHz.
If you really want the fastest machine, you should buy our 2.4-GHz Intel Pentium IV
instead.” Is Billy Bob correct? What would you say to help this customer?
c.
The ENIAC, a precursor to the ISA machine, was a decimal machine, in which each
register was represented by a ring of 10 vacuum tubes. At any time, only one vacuum
tube was in the ON state, representing one of the 10 decimal digits. Assuming that
ENIAC had the capability to have multiple vacuum tubes in the ON and OFF state
simultaneously, why is this representation “wasteful” and what range of integer values
could we represent using the 10 vacuum tubes?
Q6.
// 20 points (10 * 2)
For each of the following examples, determine whether this is an embedded system, explaining
why or why not.
1. Are programs that understand physics and/or hardware embedded? For example, one
that uses finite-element methods to predict fluid flow over airplane wings?
2. Is the internal microprocessor controlling a disk drive an example of an embedded
system?
3. I/O drivers control hardware, so does the presence of an I/O driver imply that the
computer executing the driver is embedded?
4. Is a PDA (Personal Digital Assistant) an embedded system?
5. Is the microprocessor controlling a cell phone an embedded system?
6. Are the computers in a big phased-array radar considered embedded? These radars are
10-story buildings with one to three 100-foot diameter radiating patches on the sloped
sides of the building.
7. Is
a
traditional
flight
management
system
(FMS)
built
into
an
airplane cockpit
considered embedded?
8. Are the computers in a hardware-in-the-loop (HIL) simulator embedded?
9. Is the computer controlling a pacemaker in a person’s chest an embedded computer?
10.Is the computer controlling fuel injection in an automobile engine embedded?
Q7.
// 15 points (5 + 5 + 5)
A benchmark program is run on a 40 MHz processor. The executed program consists of
100,000 instruction executions, with the following instruction mix and clock cycle count:
Determine the effective
CPI
, MIPS rate, and execution time for this program.
Q8
// 10 points (5 + 5)
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Related Questions
Explain the concept of pipelining in ALU instruction execution. What advantages does pipelining offer in terms of performance optimization?
arrow_forward
Explain the concept of speculative execution and its impact on ALU instruction execution. What are the benefits and potential risks associated with speculative execution?
arrow_forward
1. Anna designs a 2.5 GHz processor where two important programs, A and B, take onesecond each to execute. Each program has a CPI of 1.25. Elsa is tasked with designingthe company's next-generation processor and she comes up with an idea that improvesthe CPI of A to 1.1 and the CPI of B to 0.9. But the idea is so complex that theprocessor can only be implemented with a cycle time of 0.5 ns. Does Elsa's newprocessor out-perform Anna's processor on program A? How about on program B?2. Consider two different implementations of the same instruction set architecture. Theinstructions can be divided into four classes according to their CPI (class A, B, C, andD). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clockrate of 3 GHz and CPIs of 1, 2, 2, and 2.Given a program with a dynamic instructioncount of 106 instructions divided into classes as follows: 10% class A, 20% class B,50% class C, and 20% class D, which is faster: P1 or P2?
arrow_forward
Explain the concept of pipelining in ALU instruction execution and its benefits.
arrow_forward
A CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss
penalty is 35 cycles. The cache hit rate is 80%. What's this CPU's average memory access
time measured in ns?
arrow_forward
computer architecture
Assume that the operation times of one add instruction for the major functional units are 325 ps for memory access, 185 ps for ALU operations and 125 ps for register file read/writes. Please fill the table first and perform the following a )What is the total cycle in single-cycle implementation?
b )What is the total cycle in pipelining implementation?
c) What is the total cycle in pipelining implementation if there are 5 million add instructions?
d) What is the total cycle in pipelining implementation for 5 million add instructions, if the stages are balanced?
e)What is the speed up of pipelining implementation over single-cycle implementation?
arrow_forward
Describe the concept of instruction pipelining in the context of ALU operations and how it can improve CPU performance.
arrow_forward
Describe the stages of instruction pipelining in a CPU and how they contribute to improved performance.
arrow_forward
Explain the role of speculative execution in optimizing ALU instruction execution and its security implications.
arrow_forward
Expain execute in instruction cycle with examples.
arrow_forward
Explain the stages of instruction pipelining in a CPU and the advantages it offers in terms of performance.
arrow_forward
A CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss
penalty is 35 cycles. The cache hit rate is 80%. What's the CPU's clock cycle time measured
inns?
arrow_forward
Figure Q4 shows a general model of the control unit showing all of its
inputs and outputs.
Instruction register
Control signals
within CPU
Flags
Control signals
from control bus
Control
Unit
Clock-
Control signals
to control bus
FIGURE Q4
(i)
Classify all the inputs and outputs and explain each of them.
(ii)
List THREE(3) types of control signals that are used here.
(iii) Explain how Contol Unit operates.
Control bus
arrow_forward
Explain the importance of instruction reordering in out-of-order execution pipelines and its impact on performance.
arrow_forward
Explain the concept of instruction reordering and its impact on pipelining efficiency.
arrow_forward
Explain the concept of pipelining in CPU architecture. How does pipelining improve instruction execution throughput, and what are the potential challenges associated with it?
arrow_forward
Q: If you have 5 different instructions and each instruction having 4-stages like (Fetch, Decode, Execute & Write), each stage takes 2ns of time to complete its processing? Then calculate the total time for execution using “sequential execution” and using “pipelined execution”.
subject::computer architecture
arrow_forward
Explain the stages of instruction pipelining in a CPU and discuss the challenges associated with maintaining data and control dependencies in a pipeline.
arrow_forward
Standard 68k microprocessor-based systems contains Microprocessor
Unit (MPU), Input Port with Switches, Output Port with LED's, System
Bus, ROM, and R/W memory. States the components of A, B, C, D, E
and F in the sketch of 68k microprocessor-based systems in Figure Q2(a).
Q2(a)
B
C
A
F
E
Figure Q2(a)
arrow_forward
Explain the term "pipeline depth" and how it affects processor performance.
arrow_forward
Conduct a research into the Peterson's solution to the critical-section problem of the operating system. Write a report on your findings, between three (3) and five (5) pages.
arrow_forward
Evaluate the impact of pipelining on instruction throughput and overall system performance.
arrow_forward
Explain the concept of pipelining in CPU design and its benefits.
arrow_forward
Describe the stages of instruction pipelining in a typical CPU architecture. What are the potential hazards or bottlenecks in a pipeline?
arrow_forward
Explain the concept of pipelining in computer architecture. How does it enhance the CPU's performance, and what are the key stages involved in instruction execution in a pipelined processor?
arrow_forward
A local company, Motorola Sdn. Bhd. is producing a new high technology product which is power quality monitoring system. In order to complete the system, as an engineer at the company, you are required to design a MC68000 microprocessor based system which needs to be interfaced with 64kBytes RAM and 262144 bits ROM. The ROM starting address is $400000 and the RAM starting address is $FFOOOO. In addition, a partial address with decoder circuit is also needed to be considered in your system. Before initiating the project, please provide the information as follow ;
a)Determine the number of chips and memory size used for RAM and RAM in Kbyte unitb)Design address decoding tablec)Sketch the address decoding circuit (both even and odd decoder must be included)
arrow_forward
A local company, Motorola Sdn. Bhd. is producing a new high technology product which is power quality monitoring system. In order to complete the system, as an engineer at the company, you are required to design a MC68000 microprocessor based system which needs to be interfaced with 64kBytes RAM and 262144 bits ROM. The ROM starting address is $400000 and the RAM starting address is $FFOOOO. In addition, a partial address with decoder circuit is also needed to be considered in your system. Before initiating the project, please provide the information as follow ;
b)Design address decoding tablec)Sketch the address decoding circuit (both even and odd decoder must be included)
arrow_forward
Explain the basic concept of pipelining in computer architecture and its role in improving processor performance.
arrow_forward
Explain the three pipelining hazards that can stall a CPU pipeline.
arrow_forward
A pipelined CPU is designed with 2 GHz clocks with 5 stages. Let
there is no hazard, the amount of time required to execute 50
instructions program is
nano seconds.
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning
Related Questions
- Explain the concept of pipelining in ALU instruction execution. What advantages does pipelining offer in terms of performance optimization?arrow_forwardExplain the concept of speculative execution and its impact on ALU instruction execution. What are the benefits and potential risks associated with speculative execution?arrow_forward1. Anna designs a 2.5 GHz processor where two important programs, A and B, take onesecond each to execute. Each program has a CPI of 1.25. Elsa is tasked with designingthe company's next-generation processor and she comes up with an idea that improvesthe CPI of A to 1.1 and the CPI of B to 0.9. But the idea is so complex that theprocessor can only be implemented with a cycle time of 0.5 ns. Does Elsa's newprocessor out-perform Anna's processor on program A? How about on program B?2. Consider two different implementations of the same instruction set architecture. Theinstructions can be divided into four classes according to their CPI (class A, B, C, andD). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clockrate of 3 GHz and CPIs of 1, 2, 2, and 2.Given a program with a dynamic instructioncount of 106 instructions divided into classes as follows: 10% class A, 20% class B,50% class C, and 20% class D, which is faster: P1 or P2?arrow_forward
- Explain the concept of pipelining in ALU instruction execution and its benefits.arrow_forwardA CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss penalty is 35 cycles. The cache hit rate is 80%. What's this CPU's average memory access time measured in ns?arrow_forwardcomputer architecture Assume that the operation times of one add instruction for the major functional units are 325 ps for memory access, 185 ps for ALU operations and 125 ps for register file read/writes. Please fill the table first and perform the following a )What is the total cycle in single-cycle implementation? b )What is the total cycle in pipelining implementation? c) What is the total cycle in pipelining implementation if there are 5 million add instructions? d) What is the total cycle in pipelining implementation for 5 million add instructions, if the stages are balanced? e)What is the speed up of pipelining implementation over single-cycle implementation?arrow_forward
- Describe the concept of instruction pipelining in the context of ALU operations and how it can improve CPU performance.arrow_forwardDescribe the stages of instruction pipelining in a CPU and how they contribute to improved performance.arrow_forwardExplain the role of speculative execution in optimizing ALU instruction execution and its security implications.arrow_forward
- Expain execute in instruction cycle with examples.arrow_forwardExplain the stages of instruction pipelining in a CPU and the advantages it offers in terms of performance.arrow_forwardA CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss penalty is 35 cycles. The cache hit rate is 80%. What's the CPU's clock cycle time measured inns?arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Systems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning